Simulación En Proteus De Un Contador Para Los Segundos De Un Reloj Digital
2
3
4
5
6
J? 1 2 VIN D GND
D? 1 1N4007 C8 0.01uF
VR1 LM7805T Vin GND +5V 3
VCC VCC C9 VCC 0.1uF 40 R? 10k R? 10k V+VVCC 39 38 37 36 35 34 33 32 21 22 23 24 25 26 27 28 AIBI CI DI 1 2 SW DIP-2 4 3 2 6 16 D J1 1 6 2 7 3 8 4 9 5 DB9 S? gnd Rx Tx_0 VV+ + + 13 8 11 10 1 4
2
U1
DS1 DS2 DS3 DS4 DS5 DS6 VCC GND 1 2 3 4 5 6 7 8 13 12 P10 P11 P12 P13 P14 P15 P16 P17INT1 INT0 T1 T0 EA/VP X1 X2 RESET GND RD WR
uC 8051
P00 P01 P02 P03 P04 P05 P06 P07 P20 P21 P22 P23 P24 P25 P26 P27
U2
R1IN R2IN T1IN T2IN C1+ C2+ V+ VVCC
DS232
R1OUT R2OUT T1OUT T2OUT C1C2129 14 7 3 5 Rx_0 Tx Tx Rx
Y1 11.059 MHz
GND
X1
X2
C3 10uF
C4 10uF
15
GND
C5 33pF
C6 33pF
VCC X1 X2 RESET RESET RD
15 14 31 19 18 9 17 16
GND + GND VCC
C2 10uFC
+
VCC
S1 RESET C7 100nF R1 1K
GND
RXD TXD ALE/P PSEN
10 11 30 29
C1
Rx_0 Tx_0 C
10uF
GND
VCC DS6 DS5
VCC DS4
VCC DS3
20
VCC DS2
VCC DS1
VCC
R? 10KQ? 2N3906
R? 10K
Q? 2N3906
R? 10K
Q? 2N3906
R? 10K
Q? 2N3906
R? 10K
Q? 2N3906 D2
R? 10K
Q? 2N3906
D6
D5
D4
D3
16
D6
D5
D4
D3
D2
U3 9 99 9 9 VCC VCC VCC AI BI CI DI BI/RBO RBI LT AI BI CI DI VCC 4 5 3 7 1 2 6 13 12 11 10 9 15 14 R? R? R? R? R? R? R? 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 1 2 34 5 6 7 8 9
A B C D E F G
SN74LS47N(16) 8
GND
330 330 330 330 330 330 330
A B C D E F G
A B C D E F G
VCC a b a c f b d g e e c f d g dp dp DS? AMBERCA
A B C D E F G
VCC ab a c f b d g e e c f d g dp dp DS? AMBERCA
A B C D E F G
VCC a b a c f b d g e e c f d g dp dp DS? AMBERCA
A B C D E F G
VCC a b a c f b d g e e c f d g dp dp DS? AMBERCA
A B C D E F GVCC a b a c f b d g e e c f d g dp dp DS? AMBERCA
A B C D E F G
VCC a b a c f b d g e e c f d g dp dp DS? AMBERCA
GND
A Title Size B Date: File: 1 2 3 4 5 13-Nov-2007 Sheet of...
Regístrate para leer el documento completo.