Sn74ls153 dual 4-input multiplexer the ...

SN74LS153 Dual 4-Input Multiplexer
The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables.The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

http://onsemi.com

• • • •

Multifunction Capability Non-Inverting Outputs Separate Enable for Each Multiplexer Input Clamp Diodes Limit High Speed Termination Effects
16

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES
Symbol VCC TA IOHIOL Parameter Supply Voltage Operating Ambient Temperature Range Output Current – High Output Current – Low Min 4.75 0 Typ 5.0 25 Max 5.25 70 –0.4 8.0 Unit V °C mA mA

1

PLASTIC N SUFFIX CASE 648

16 1

SOIC D SUFFIX CASE 751B

16 1

SOEIAJ M SUFFIX CASE 966

ORDERING INFORMATION
Device SN74LS153N SN74LS153D SN74LS153DR2 SN74LS153M SN74LS153MEL Package 16 Pin DIP SOIC–16 SOIC–16SOEIAJ–16 SOEIAJ–16 Shipping 2000 Units/Box 38 Units/Rail 2500/Tape & Reel See Note 1 See Note 1

1. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

© Semiconductor Components Industries, LLC, 2001

1

October, 2001 – Rev. 7

Publication Order Number: SN74LS153/D

SN74LS153
CONNECTION DIAGRAM DIP (TOP VIEW)VCC 16 Eb 15 S0 14 I3b 13 I2b 12 I1b 11 I0b 10 Zb 9 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In Line Package. 1 Ea 2 S1 3 I3a 4 I2a 5 I1a 6 I0a 7 Za 8 GND

LOADING (Note a) PIN NAMES S0 E I0, I1 Z Common Select Input Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 5U.L.

NOTES: a) 1 TTL Unit Load (U.L.) = 40 mA HIGH/1.6 mA LOW.

LOGIC SYMBOL

1

6 5 4 3

10 11 12 13 15 I0b I1b I2b I3b Eb Zb 9

14 2

Ea I0a I1a I2a I3a S0 Sa Za 7

VCC = PIN 16 GND = PIN 8

http://onsemi.com
2

SN74LS153
LOGIC DIAGRAM
Ea I0a
1 6 5

I1a
4

I2a
3

I3a
2

S1
14

S0
10

I0b
11

I1b
12

I2b
13

I3b Eb
15

7

Za

VCC = PIN 16GND = PIN 8 = PIN NUMBERS

9

Zb

FUNCTIONAL DESCRIPTION

The LS153 is a Dual 4-input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S0, S1). The two 4-input multiplexer circuits have individual active LOW Enables (Ea, Eb) which can be used to strobethe outputs independently. When the Enables (Ea, Eb) are HIGH, the corresponding outputs (Za, Zb) are forced LOW. The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

Za = Ea ⋅ (I0a ⋅ S1 ⋅ S0 + I1a ⋅ S1 ⋅ S0 + I2a ⋅ S1 ⋅ S0 +I3a ⋅ S1 ⋅ S0) Zb = Eb ⋅ (I0b ⋅ S1 ⋅ S0 + I1b ⋅ S1 ⋅ S0 + I2b ⋅ S1 ⋅ S0 + I3b ⋅ S1 ⋅ S0)

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This isuseful for implementing highly irregular random logic.

TRUTH TABLE
SELECT INPUTS S0 X L L H H L L H H S1 X L L L L H H H H E H L L L L L L L L INPUTS (a or b) I0 X L H X X X X X X I1 X X X L H X X X X I2 X X X X X L H X X I3 X X X X X X X L H OUTPUT Z L L H L H L H L H

H = HIGH Voltage Level L = LOW Voltage Level X = Don’t Care

http://onsemi.com
3

SN74LS153
DC CHARACTERISTICS OVER...