# Servo motor pwm with atmega

Páginas: 7 (1514 palabras) Publicado: 8 de julio de 2010
ATMega PWM servo control

file:///C:/Documents%20and%20Settings/daniedb/Escritorio/ATMega%...

Generating PWM signals using Timers in the ATMega chip
This is a guide to control unhacked servos using Timer1 on the ATMega8 chip. For those of you using ATMega128 or different Timers, the techniques and ideas can easily be applied to your situation.

First a little information on servo control:Servos have three input wires: Red = Vcc (between 4.8V and 6V is standard - see your servo data sheet) Black = Ground White = PWM input Servo control is done by sending a pulse width modulationor PWM signal to the PWM input pin. The servo compares that signal to the actual position of the servo and adjusts the servo accordingly. The internal circuitry of the servo expects a constant 50Hz PWMsignal (a 50 Hz signal is one that repeats every 20 ms). 1/50 Hz = 20 ms The signal you are going to give the servo is one that is high (5V) for 1-2ms and low (0V) for the remainer of the 20ms period. The duration of the high signal determines the position that the servo attempts to maintain. Note that the servo must continually receive this signal in order to maintain its position. 1.0ms = full left1.5ms = middle 2.0ms = full right Assuming you are using a servo that has 90 degrees of rotation: full left = 0 degrees middle = 45 degrees full right = 90 degrees Different servos have different ranges of rotation so your own full left, middle, and full right maybe correspond to different angles. You may also find that in order to achieve the full range of motion you need to send the servo highpulses longer that 2.0ms or shorter than 1.0ms. Don't be affraid to experiment to find what your servo is capable of. Phase and Frequency Correct mode: To generate a 50Hz signal with a high signal that varies between 1-2ms, we will use the Phase and Frequency Correct mode of the Timer on your Atmel ATMega chip. In Phase and Frequency Correct mode the timer starts at zero, counts up to a userdefined value called ICRn (n is the timer number. In our example, we will use Timer1 and thus ICR1), and then counts back down to zero. We want the counting up and down process to take 20ms in order to generate the 50Hz signal. In order to determine the ICR1 value, you should know two things: System clock speed Timer clock speed Hopefully the system clock speed is something you already know...
1 de 524-06-2010 23:51

ATMega PWM servo control

file:///C:/Documents%20and%20Settings/daniedb/Escritorio/ATMega%...

For those of you using the MDMicro Maveric boards, it will most likely be 16MHz. The timer speed is determined by the system clock speed divided by a prescaler. The prescaler is set by the CSn2:0 bits which are located in the TCCRn register (where n is the timer number). Forexample, Timer1's speed is set by the CS1 bits which are located in TCCR1B register. These images are taken from the ATMega8 data sheet:

The clock section bits are the last three bits in the TCCR1B register.

clkIO is your system clock. For example if your system clock was 16 MHz, your timer could be 16 MHz, 2 MHz, 250 KHz, 62.5 KHz, or 15.625 KHz depending on your prescaler. To calculate how togenerate a desired frequency, the ATMega data sheet provides this equation:

This equation tells you the relationship betwen system clock frequency(f clk_I/O), prescaler (N = 1, 8, 64, 256, or 1024), ICR1(TOP) and the output PWM frequency (f OCnxPFCPWM). To get 50 Hz with a system clock frequency of 16 MHz, you would need to use the following TOP(ICR1) values for the following prescalers:Prescaler N = 1 then TOP(ICR1) = 160000 Prescaler N = 8 then TOP(ICR1) = 20000 Prescaler N = 64 then TOP(ICR1) = 2500 Prescaler N = 256 then TOP(ICR1) = 625 Prescaler N = 1024 then TOP(ICR1) = 156.25 Note: You cannot use prescaler 1 or 1024 to generate a 50 Hz PWM with a 16 MHz: Prescaler 1 cannot be used since 160000 too large to fit in TCR1. TCR1 is a 16 bit register with a range from 0 to 65535....

Regístrate para leer el documento completo.