Datasheet74

DM74LS125A Quad 3-STATE Buffer

August 1986 Revised March 2000

DM74LS125A Quad 3-STATE Buffer
General Description
This device contains four independent gates each of which performs anon-inverting buffer function. The outputs have the 3-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit thedriving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as asignificant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.Ordering Code:
Order Number DM74LS125AM DM74LS125ASJ DM74LS125AN Package Number M14A M14D N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending thesuffix letter “X” to the ordering code.

Connection Diagram

Function Table
Y=A Inputs A L H X C L L H Output Y L H Hi-Z

H = HIGH Logic Level L = LOW Logic Level X = Either LOW or HIGH Logic LevelHi-Z = 3-STATE (Outputs are disabled)

© 2000 Fairchild Semiconductor Corporation

DS006387

www.fairchildsemi.com

DM74LS125A

Absolute Maximum Ratings(Note 1)
Supply Voltage InputVoltage Operating Free Air Temperature Range Storage Temperature Range 7V 7V 0°C to +70°C −65°C to +150°C
Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the devicecannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The...